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Abstract:   
We present the epitaxial growth of Ge and Ge0.94Sn0.06 layers with 1.4% and 0.4% tensile strain, 
respectively, by reduced pressure chemical vapor deposition on relaxed GeSn buffers and the 
formation of high-k/metal gate stacks thereon. Annealing experiments reveal that process 
temperatures are limited to 350°C to avoid Sn diffusion.  Particular emphasis is placed on the 
electrical characterization of various high-k dielectrics, as 5nm Al2O3, 5nm HfO2 or 
1nmAl2O3/4nm HfO2, on strained Ge and strained Ge0.94Sn0.06. Experimental capacitance-voltage 
characteristics are presented and the effect of the small bandgap, like strong response of minority 
carriers at applied field, are discussed via simulations.   
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Recently, Germanium and Germanium-Tin (GeSn) have attracted great interest to integrate 
nanoelectronics and photonics to realize more energy efficient circuits. Ge offers the highest bulk 
hole mobility amongst all semiconductors
1,2
. Its integration into microelectronics was hindered 
mainly because of the poor structural and electrical properties of the high-k/Ge interface. Recent 
work on surface passivation of bulk Ge crystals
3,4
 and gate dielectric deposition on those 
surfaces
5,6
 has paved the way towards the integration of Ge into high performance metal oxide 
semiconductor field effect transistors (MOSFETs). Low bandgap semiconductors with a direct 
gap are particularly desired for novel low power devices such as tunnel-field effect transistors 
(Tunnel-FET).
7,8
 In this context, the electronic band structure of Ge can be tuned by applying 
biaxial tensile strain
9
 or by Sn alloying
10
 towards a fundamental direct bandgap which enhances 
the tunneling probability and thus the ON-current of Tunnel-FETs
8,11,12
. Vertical Tunnel-FET 
structures using strained Ge channels were recently proposed based on InGaAs
13
 and GeSn
11
 
buffer substrates. Under biaxial strain both the indirect (L-valley) as well as the direct (Γ-valley) 
bandgap shrink significantly with strain and Ge becomes direct at a strain level of about 1.5%. 
The alloying with Sn shifts the direct transition to lower tensile strains. In addition to a direct 
bandgap, strained GeSn layers offer smaller effective masses for both, holes and electrons
14
, 
making their use advantageous for drift based devices as MOSFETs. Tensile biaxial strain in Ge 
and GeSn alloys is very promising, however, its experimental implementation using a simple and 
Si-based compatible process is challenging. The breakthrough in the growth of high quality 
4 
 
epitaxial GeSn
15,16
 and SiGeSn
17,18
 alloys enables a new degree of freedom in group IV strain 
engineering.  
Based on these achievements a study of high-k/metal gate stacks on tensile strained Ge 
and GeSn alloys on appropriate buffers and their epitaxial growth is presented. Furthermore, the 
thermal stability of these novel materials is reported as this is most relevant for future device 
developments. Different high-k dielectrics have been deposited in order to study the interface 
passivation via electrical measurements at temperatures ranging from 80K to 300 K.  
 Ge/GeSn heterostructures were grown in an industry compatible AIXTRON TRICENT® 
reduced-pressure chemical vapor deposition reactor on 2.5 µm thick Ge virtual substrates (VS) 
on 200 mm Si(100) wafers. The Ge-VS exhibits a weak tensile strain of about 0.16% and a 
threading dislocation density close to 1x107 cm-2. Partially relaxed GeSn layers with thicknesses 
between 200 and 300 nm were grown on top of these Ge-VS and capped with 50 to 70 nm thick 
Ge layers. A schematic of a MOSFET with a tensile strained Ge channel and source/drain 
NiGe(Sn) stressors  as well as a possible layer structure of p-i-n Tunnel-FET with strained Ge 
and GeSn alloys are shown in Fig 1a,b. 
The biaxial tensile strain in the Ge epilayer increases with the Sn concentration and the degree 
of strain relaxation of the GeSn buffer. Different Ge strains, namely 0.7%, 1.1% and 1.4%, were 
achieved by modifying the Sn content in the buffer (details in S.I.). The X-ray diffraction (XRD) 
reciprocal space map (RSM) of 70 nm thick 1.4% strained Ge on 300 nm Ge0.89Sn0.11/ Ge-VS 
heterostructure is shown in Fig. 1c. It is obvious that this GeSn buffer technology facilitates 
complex strained heterostructures adaptable for specific devices designs. A Transmission 
Electron Microscope (TEM) image of such a heterostructure consisting of 30 nm tensile 
strained Ge0.94Sn0.06 layer with a 10 nm strained Ge layer to separate the top tensile Ge0.94Sn0.06 
 from the compressive Ge0.09Sn
the 0.4% tensile strained Ge0.94
of defects, such as threading dislocations,
 
Figure 1: Schematics of possible (a) MOSFET and (b) TFET devices based on tensile strained 
Ge(Sn) layers. (c) XRD RSM of strained Ge/GeSn/Ge
biaxial tensile strain in the top Ge layers. (d) TEM micrographs of the straine
Ge0.94Sn0.06/Ge/Ge0.89Sn0.11/Ge
GeSn layer. (e-h) Effect of biaxial strain on the (e,g) electronic band structure and (f,h) electron 
and hole effective masses at 300
strain of 1.4% and 0.4%, respectively are shown as inset. 
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Figure 1e-h show the Ge and Ge0.94Sn0.06 bandgaps and the electron and hole effective masses 
at 300K as a function of strain, as calculated with the 8x8 k.p method including strain19. The 
biaxial strain lifts the degeneracy of heavy-hole (HH) and light-hole (LH) valence bands, hence 
the LH band population increases. The Γ-valley electron and the LH band effective masses 
decrease with increasing tensile strain. 
In the following we present the formation of high-k dielectric stacks on strained Ge(Sn) /GeSn 
heterostructures and corresponding metal oxide semiconductor (MOS) capacitors, an essential 
ingredient of MOSFETs. After diluted “HF:HCl-last” wet cleaning step the strained Ge(Sn) 
samples were loaded into an atomic layer deposition reactor where three different high-k 
dielectric stacks were deposited: 5 nm Al2O3, 1 nm Al2O3/4 nm HfO2 or 5 nm HfO2 (details in 
SI) In addition, a 5 min in-situ O3 dry oxidation step was performed before or after the deposition 
of the first 1 nm Al2O3. The O3 dry oxidation produces a controlled interfacial GeOx growth 
which improves the Ge surface passivation.20. The MOS capacitor formation is completed by the 
deposition of Pt as metal contact and Forming Gas Annealing (FGA) at different temperatures 
(300°C - 400°C) for 10 min in H2 (4 %)/N2(96 %) ambient.  
The thermal stability of the strained heterostructures was investigated prior to electrical 
characterization. Due to the low solid solubility of Sn in Ge, Sn tends to segregate towards the 
surface in metastable GeSn layers21. Hence, we investigated MOS structures at different FGA 
temperatures. Figure 2b,d shows elemental Time-of-Flight Secondary Ion Mass Spectroscopy 
(ToF SIMS) depth profiles for Al2O3 capped strained Ge and strained GeSn heterostructures 
annealed at 300°C (broken lines) and 350°C (solid lines). For the FGA at 300°C the Sn signals 
(green dashed line) indicate homogeneous Sn distribution within the GeSn layers, with sharp 
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Ge/GeSn interfaces for the 300°C FGA. Only moderate Ge diffusion (blue dashed line) into 
Al2O3 layers is observed. XRD-RSM measurements confirmed that the lattice constant remained 
unchanged during this FGA; i.e. full elastic strain is conserved. Increasing the FGA temperature 
to 350°C induces strong diffusion of Sn from the GeSn layers into the strained Ge layer reaching 
the Al2O3 (see also S.I.). Detailed analyses of all Ge and Sn isotopes proved that Ge reaches even 
the high-k surface, while Sn stops within the dielectric layer. In conclusion, at 300°C Sn 
diffusion is sufficiently slow to preserve the chemical purity of the Ge layer and the initial strain. 
Therefore, for all MOS capacitors the deposition of both, Al2O3 and HfO2 dielectrics, the O3 
oxidation and the FGA were performed at 300°C. The TEM images in Fig. 2a,c show both, the 
strained Ge and GeSn MOS capacitors formed with 5 nm HfO2 dielectric after FGA annealing at 
300°C. The crystalline quality of the layer is conserved and a smooth interface strained 
Ge(Sn)/HfO2 observed. High resolution TEM images allow the estimation of an interface layer 
of about 0.8 nm.      
 
Figure 2 (a,c) TEM micrographs of the 5 nm HfO2/strained Ge(Sn)/Ge0.89Sn0.11/Ge-VS 
structures. The insets in shows the interface HfO2/strained Ge(Sn) with the thin interface layer 
(~0.8 nm) formed during the O3 oxidation. (b,d) ToF-SIMS spectra of Al2O3/strained Ge/ 
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Ge0.905Sn0.095 after FGA at 300°C (dashed lines) and 350°C (solid line). At 350°C Ge diffuses to 
the surface while Sn diffusion stops within the dielectric layer.     
In the following we address the challenges due to the very low bandgap in respect of 
correct electrical characterization of the tensile Ge(Sn)/high-k MOS capacitors. Calculation of 
the ideal C-V characteristics with a custom-made numerical tool22 allows assessing the effect of 
the bandgap energy on the inversion response. Figure 3a shows that inversion response occurs at 
smaller applied bias and strongly increases with the decrease of the bandgap. Moreover, for 
smaller bandgaps, e.g. ~0.54 eV, as for 1.4% tensile strained Ge, the inversion response is very 
strong even at high frequency (1 MHz). The minority carrier response causes severe imprecisions 
of the conductance methods for the determination of the density of interface traps (Dit)
23. The 
effect of thermal carrier generation can be suppressed at low temperatures. The resonance 
frequency of a trap level, given by Fermi-Dirac statistics, depends mostly on the energy 
difference with the band edges and on temperature24. Figure 3b shows the resonance frequencies 
of trap levels in Ge calculated by taking into account the temperature dependence of the effective 
density of states of the conduction and the valence bands, the variation of the Ge bandgap and of 
the electron thermal velocity. The dashed lines represent the estimated characteristic trap 
frequency for 1.1% strained Ge using bulk Ge parameters25. The trap energy regions within the 
bandgap which can be scanned using the standard 1 kHz – 1 MHz instrumental frequency range, 
becomes narrow and shift towards the band edge energy when the measurement temperature is 
decreased. The above discussion states that for strained Ge and GeSn semiconductors the 
extraction of Dit is not straightforward as for the case of Si or SiGe alloys.  
For each strained Ge(Sn)/high-k combination, a comparison was made with reference 
MOS structures on Ge-VS using identical conditions. The intrinsic carrier concentration in GeSn 
 buffers estimated via electrochemical capacitance voltage measurements is at 1x10
4a the room temperature capacitance
MHz are displayed for three differently processed Ge 
 
Figure 3: (a) C-V simulations for Al
resonance frequency of trap levels in Ge for different temperatures and for Ge with strain level 
of 1.1%. The temperature dependence of the effective density of states, bandgap and electron 
thermal velocities are calculated using data from Ref.
lines) refer only to 300K. Ge bulk parameters are used.
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Figure 4: (a) C-V curves of different high
The frequency dispersion for HfO
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5 nm HfO2 on Ge-VS and on 1.1% and 1.4% strained Ge, respectively. (c) Effect of frequency on 
the C-V response for 1 nm Al2O3/4 nm HfO2/ Ge (1.1% strain) structure at 80K. (d-f) 
Temperature dependence of 1 MHz C-V characteristics for 5 nm HfO2 on (d) Ge-Vs, (e) strained 
GeSn (0.4%) and (f) strained Ge (1.4%). 
 
Figure 4b shows that for 1.4% strained Ge MOS capacitors an inversion capacitance close to the 
accumulation capacitance is obtained at 300 K at high frequency of 1 MHz. With increasing 
strain in Ge the weak inversion (minority carriers) appears before the depletion (majority 
carriers). This effect has been already reported in literature for cubic Ge28. Inversion emerges at 
smaller applied bias and becomes stronger with the decrease of bandgap, e.g. with increase of 
strain in the Ge layer. Moreover, the carriers are able to follow the external applied field over the 
complete frequency range typically used in CMOS characterization. This is a characteristic of 
low bandgap materials, as strained Ge(Sn) and represents one of the findings of our 
investigations. In applications, low gate voltages allow reduced losses in electronic circuits since 
less energy is required to switch the MOSFET devices.  
The temperature dependence of the C-V characteristics for HfO2 based gate stacks is 
shown in Fig 4c-f. At lower temperatures the reduced inversion response qualitatively translates 
into a steeper depletion slope. As explained above Dit data extraction is restricted to a range of 
energies shifted close to the band edge over which conductance data can be obtained. At 80K the 
conductance methods provides minimum values for Dit of 4.1-6x1012 eV-1cm-2 for HfO2 on 
strained Ge under 1.1% strain as well as a very low Dit of 2.9-4x1012 eV-1cm-2 for  strained GeSn 
MOS capacitors. For the determination of Dit the capture cross sections and thermal velocities of 
unstrained Ge were used. In order to estimate Dit at 300K the low frequency method29 was 
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applied. A minimum Dit of 2x1012 eV-1cm-2 for Ge and ~ of 5x1012 eV-1cm-2 for strained Ge 
under 1.1% and 1.4% was found. The semiconductor bandgap increases with decreasing 
temperature. The direct bandgap energy of Ge is about 0.8eV. When the temperature drops 
from 300 to 80 K, the bandgap energy of bulk Ge increases by about 0.07 eV. Applying the 
Ge temperature dependence of the bandgap to strained Ge, we obtain the same C-V 
characteristics for the 1.1% strained Ge (Fig. 4c) and strained GeSn (Fig. 4e) at 80 K close to 
the Ge at RT. Correspondingly, for 1.4% biaxial tensile strained Ge the bandgap energy 
increases from 0.54 eV to 0.63 eV from 300 to 80 K. As a consequence, the inversion 
response should be less pronounced than the one shown in Fig. 4f. In order to gain understanding 
of the inversion response we have performed numerical C-V simulations including a diffusion 
model22,30 of the MOS structures (details in SI). The modeling indicates that at constant bandgap 
but different carrier mobilities the inversion response increases with higher electron (minority 
carriers) mobility, while the hole (majority carriers) mobility has no effect. Consequently, the 
differences in the inversion response are an indication of enhanced electron mobility under 
tensile strain, in addition to the bandgap narrowing effect. This is also supported by the effective 
mass calculation presented in Fig. 1f,h, indicating a lower electron effective mass (here minority 
carriers) in strained Ge as compared with the strained GeSn, for the strain values discussed here. 
The lowest electron effective mass is calculated for 1.4% strained Ge which shows also 
experimentally the highest inversion response (see also Table S2 from SI.). Strained GeSn with 
very low hole effective masses may be exploited in p-type GeSn channel MOSFETs or Tunnel-
FETs by forming a strained Ge/strained GeSn source-channel tunneling junction as suggested in 
Fig. 1a.  
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In summary, epitaxial growth of device-grade Ge and GeSn layers with high tensile 
biaxial strain up to 1.4% have been achieved by employing high Sn content GeSn buffer layers. 
Smooth and steep MOS C-V characteristics for Al2O3/HfO2 high-k gate stacks have been 
demonstrated for the temperature range of 80 K to 300K. Strain induced bandgap narrowing in 
these low band gap materials results in a strong inversion response of the minority carrier as 
further substantiated by simulation. Further investigations are needed to elucidate experimentally 
the carrier transport in these novel materials. The dielectric/ strained Ge(Sn) characterization 
presented here represents an essential step towards realization of Ge(Sn)-MOSFETs In addition, 
these new semiconductors will inspire novel developments, such as strained Ge(Sn) Tunnel-
FETs8 and optoelectronic applications. 
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